

09/701884

QUANTUM WIRE FIELD-EFFECT TRANSISTOR AND METHOD OF MAKING THE SAME

INSC1

This invention relates to an improved structure for a transistor and methods for providing such a transistor.

INSC2

Over the last two decades there has been much interest in semiconductor devices which operate by restricting the motion of current carriers in one or more directions. In such devices the carriers can only occupy a discrete set of energy levels or sub-bands in one or more dimensions.

10 The motion of the carriers is said to be quantised in the direction of confinement.

In heterojunctions, formed by the joining together of two semiconductor compounds of different band gaps, the carriers are confined to a potential

15 or quantum well. A two dimensional electron gas is formed if the carriers are electrons (or a two dimensional hole gas is formed if the majority carriers are holes).

One particular type of semiconductor device which has been fabricated,

20 typically from GaAs, is the single electron transistor (SET) which was invented in 1987. In this device the two dimensional electron gas is further confined by external gates to form a so called quantum dot which is of such a size that it can hold only a few electrons (typically between 0 and 20). Furthermore, once this number is fixed (by an external contact

25 potential) it does not fluctuate in time by more than one electron.

Such devices are traditionally confined to operate at low temperatures (typically less than liquid nitrogen temperatures) due to the physics which allows them to function. The devices rely on the fact that the quantum

30 dot has a small capacitance, and the energy required to add or remove

electrons is quite large. If the device is cooled to low temperatures the electron thermal energy becomes less than the charging energy. Without a significant source-drain voltage bias the electrons cannot travel through the quantum dot. That is, the capacitance of the dot is so small that the addition of a single electron to the potential well significantly increases the electrostatic energy. This is known as Coulomb blockade which suppresses current flow for all gate voltages except to certain values at which the energy of N and N+1 electrons in the quantum dot is approximately the same.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2

obtainable. The transistor may be a single electron transistor (SET). The skilled person will appreciate that this is of fundamental importance for producing SETs which operate at higher temperatures; it is possible to reduce the capacitance of the dot by reducing the dimensions of the dot.

5 An electron gas is "hard" confined in two dimensions by the conducting means.

The conducting means may be provided in a bottom region of a groove. This technique allows the conducting means to be fabricated with smaller
10 dimensions than is possible with lithography techniques.

The first semiconductor may be gallium arsenide (GaAs). The second semiconductor may be aluminium gallium arsenide (AlGaAs). As the skilled person will appreciate these materials are particularly suitable
15 since they are relatively well lattice matched and have a suitably large band gap difference. However, other material systems may equally be possible. For instance indium antimonide (InSb) may be suitable, possibly with gallium nitride (GaN), or possibly with aluminium nitride (AlN).

20

In one embodiment a groove is formed into a substrate, which may be the same material as the first semiconductor and has a region of the second semiconductor, provided at the base of the groove, and on the sides of the grooves lining the groove. The conducting means may comprise an
25 elongate region of the first semiconductor in a bottom region of the second semiconductor, that is in a bottom region of the lined groove. A layer of a third semiconductor may be provided on top of the first semiconductor. This provides a convenient structure for providing the two dimensional hard confinement. The skilled person will appreciate
30 that this structure could be used with the material systems discussed

above. The second and third semi conductors may be substantially the same materials, providing a convenient way of surrounding the first semiconductor with the second.

5 An anti-oxidation layer may be provided associated with (e.g. on top of) the third semi-conductor layer to prevent oxidation of the third semiconductor layer. The anti-oxidation layer may be the same material as the first semiconductor. That is the anti-oxidation layer may be GaAs.

10 The region of the first semiconductor (possibly GaAs) in the bottom of the second semiconductor lined groove may be thought of as a quantum wire. If the wire is sufficiently short, and free from impurities, quantised conduction steps may be seen, which would be indicative of one dimensional conduction. However, fluctuations in the thickness of the
15 wire may be provided and give rise to Coulomb blockade. This Coulomb blockade would give single electron transistor action. In the embodiment where quantised conduction occurs transistor action may also be achievable by the provision of gate structures to provided segregation of the wire into one or more quantum dots. Indeed, multiple gates may be
20 provided to achieve multiple quantum dots. The skilled person will appreciate that prior art transistors generally have 2-dimensional or 3-dimensional conducting means. In the context of this description a 1-dimensional conducting means may be thought of as a wire rather than as a plane, or box.

25

Preferably the groove is provided within a top region of a mesa structure projecting from a substrate, providing a convenient way of isolating the v-groove from the substrate.

There may be provided more than one conducting means. These may be provided substantially horizontally next to one another and possibly substantially parallel to each other. Alternatively, or additionally, these may be provided substantially vertically above one another. Indeed, a two dimensional grid of conducting means may be provided. Providing more than a single conducting means can have a number of advantages including: it can increase the maximum current handling capability of the device; it can increase the tolerance of the device to defects within the manufacturing process / materials used (The skilled person will appreciate that during crystal growth and device processing defects occur. Having more than a single conducting member can increase the tolerance to these defects); the tolerance of random events, such as photon interactions, can also be increased.

The skilled person will appreciate that the gate electrodes provide soft confinement within the conducting means and effectively provide a quantum dot. There may be provided a plurality of quantum dots along the conducting means. A plurality of dots can be advantageous for a number of reasons. For instance, it has been found that when providing a transistor from a series of dots the performance of the transistor is governed by the dot having the smallest dimensions. The skilled person will realise that the dimensions of a number of quantum dots fabricated in series will be slightly different due to the registration tolerances and that therefore the overall performance of the transistor may be increased (one of the devices may be smaller than expected). Further, it may be possible to form a device which functions similarly to a shift register, with an electron being clocked through each of the quantum dots.

The series of dots may be provided by a plurality of gate electrodes.

A pair of electrodes may be required to provide a single quantum dot. This pair of electrodes may be arranged to provided confinement in a third dimension for charge carriers within the conducting means. That is, the electrodes may be substantially transverse to the conducting means.

- 5 Each electrode may be capable of causing a peak within the energy bands of the semiconductor of the conducting means such that charge carriers cannot cross the peak without the application of an external bias.

- 10 A back gate may be provided in addition to the electrodes so providing a source of charge carriers for the transistor. The back gate may be provided by doping a region of the substrate from which the transistor is fabricated.

- 15 Alternatively, or in addition to the provision of a back gate a region of modulation doping may be provided in order to provide charge carriers for the transistor.

- 20 A portion of the conducting means may have a crescent shaped cross section, which may be the third semiconductor. The third semiconductor may have a width substantially in the range 10nm to 60nm, possibly substantially in the range 20nm to 50nm, or possibly in the range 30nm to 40nm. The third semiconductor may have a maximum thickness of substantially 1 to 10nm, possibly substantially 3 to 7nm.

- 25 The materials used to provide the conducting means may have a band gap difference of substantially at least 0.3eV, possibly at least 0.5eV or possibly at least 1eV.

- 30 According to a second aspect of the invention there is provided a method of providing a transistor comprising providing a substantially one-

dimensional elongate conducting means by providing an elongate region of first semiconductor substantially surrounded by a second semiconductor providing a source electrode at a first end region of the conducting means and a drain electrode at a second end region of the conducting means, and
5 providing at least one further gate electrode in a region of the conducting means.

Such a method is advantageous because it may provide a transistor with better operating characteristics than has previously been achievable (e.g. operating temperature may be higher, etc.). The transistor may be a
10 single electron transistor (SET).

The method may comprise fabricating a groove in a substrate. The groove may be formed by an anisotropic etch, may be using a
15 sulphuric/peroxide etch.

Prior to the etching of the groove in the first semiconductor an n^+ epilayer may be grown onto the substrate. The groove may be formed in this epilayer. The epilayer may have a thickness of substantially $5\mu\text{m}$.
20 The epilayer is advantageous because it provides a back gate which supplies charge carriers to the transistor.

In an alternative and perhaps preferred embodiment a p^- doped region is grown in a top region of the n^+ epilayer and the groove formed in the p^-
25 doped region. This is perhaps preferred because it may allow a wire formed in the groove to be more readily insulated from the n^+ epilayer and thus help to prevent shorting between the n^+ epilayer and the wire.

The groove may be lined with a second semiconductor. The first
30 semiconductor may be provided in a bottom region of the lined groove. A

third semi-conductor may be provided, covering the first semi-conductor. These steps may provide the elongate conducting means (or wire) from the first semi-conductor surrounded by second and third semiconductor. An advantage of using these steps is that the dimensions of the conducting means can be made smaller than by using prior art methods.

The substrate and first semiconductors may be substantially the same material. The second and third semi-conductors may be substantially the same material. This structure is advantageous since it provides two neighbouring heterojunctions surrounding the conducting means and provides hard confinement for carriers within the conducting means, i.e. hard confinement in two dimensions.

The skilled person will appreciate that if the GaAs/AlGaAs material system is used that when depositing GaAs onto AlGaAs the GaAs is preferentially deposited onto (001) planes due to diffusion of the GaAs to the (001) planes. The method may comprise arranging the groove in the substrate such that the second semiconductor is grown substantially only in a bottom region of the groove. This may comprise arranging for the base of the groove to extend substantially in a (001) plane. The skilled person will appreciate that this is possible with any material system that shows preferential deposition of one material on certain planes of the other material. However, the first material may be GaAs and the second material may be AlGaAs. The substrate may be GaAs. The groove may be arranged such that the walls of the groove lie substantially along the (111) planes of the semiconductor.

It is an advantage of this method that the first semiconductor can be provided with dimensions which are smaller than is possible using standard patterning and etching techniques. Therefore, it is possible using this method to provide hard confinement in two dimensions. This

has previously not been possible without the use of gate electrodes to provide (or increase) the confinement in the second dimension.

A further layer, an anti-oxidation layer, may be provided over the third
5 semi-conductor layer and prevents oxidation of the third semi-conductor layer. The anti-oxidation layer may be the same material as first semiconductor.

10 The method may rely on process variations within the fabrication steps of the conducting means to provide quantum dots. As the skilled person will appreciate there are process variations within any device fabrication process. These variations may cause slight variations in the thickness of the conducting means, leading to the formation of quantum dots.

15 In one embodiment the groove in the substrate is formed slightly off axis from the desired plane. This causes saw - tooth like variation in the thickness of the conducting means, which may provide quantum dots along the length of the conducting means. The skilled person will appreciate that the degree that the groove is formed off axis will
20 determine the period of the saw tooth.

We may choose to incline the base of the groove to the (001) Plane by a few degrees, for example substantially in the range $0-10^\circ$, or $0-6^\circ$, or $0-3^\circ$, or 0 to 1° or 2° .

25

According to a third aspect of the invention there is provided a groove within a substrate having a first semiconductor provided in a bottom region of the groove and at least one electrode being provided in association with the groove.

30

This structure may provide useful in a number of electronic devices.

According to a fourth aspect of the invention there may be provided a method of fabricating an elongate conducting means comprising a first semiconductor substantially surrounded by a second semiconductor the method comprising fabricating a groove in a substrate and depositing a first semiconductor into a bottom region of the groove, the method further comprising providing electrodes in association with the conducting means adapted to control the flow of charge carriers through the conducting means.

00701894-124400
INS C4>

There now follows by way of example only a detailed description of the invention with reference to the accompanying drawings of which:

15 **Figure 1** is a schematic plan view of a transistor according to the present invention;

Figure 2 is a section through the device of Figure 1 along line AA;

20 **Figure 3** is an enlargement of the region marked B in Figure 2;

Figure 4 schematically shows some of the steps for fabricating the device of Figures 1 to 3;

25 **Figure 5** shows schematically a cross section through a plurality of conducting means provided vertically above one another; and

Figure 6 shows a plurality of quantum dots fabricated along a quantum wire.

Ins CS >

11

The transistor shown in the Figures comprises a substrate 2, of GaAs, onto which a double mesa structure 4 comprising a large and a small mesa has been formed. Substantially centrally in a top region of the mesa 4 there is provided a groove 6. The substrate 2 and mesa 4 are provided from GaAs and a region 8 of the mesa 4 has been heavily doped (n^+) to provide a conducting back gate and ensure good electrical contact with an electrode 23. The top portion 10 of the mesa 4 is p^- doped.

The groove 6 is lined with a layer of AlGaAs 12 (second semi-conductor) and the bottom region of the AlGaAs 12 has a crescent shaped region of GaAs 14 (first semi-conductor) provided therein. The crescent of GaAs 14 forms a conducting means capable of transporting charge carriers, the conduction band energy being lower in the GaAs. Further a layer of AlGaAs (third semi-conductor) 13 is provided on top of the crescent region of GaAs 14. This structure provides a wire of GaAs 14 surrounded by AlGaAs (effectively providing two heterojunctions) providing hard confinement in two dimensions for carriers in the wire.

A first and a second gate 16 and 18 respectively are provided in a region on top of the third semiconductor 13 and allow the charge carriers flowing within the elongate conducting means to be controlled, providing soft confinement, in a third dimension for carriers within the wire. A region 17 formed between the two electrodes 16, 18 forms a quantum dot wherein charge carriers can be held by peaks in the energy bands of the semiconductor.

As can be seen in Figure 2 an isolation oxide 20 is provided to insulate the substrate. A gap 22 is provided in the isolation oxide 20 on the large mesa to allow the gate electrode 23 to be connected to the n^+ epilayer/back gate. This gate electrode works in conjunction with the gate

electrodes 16, 18 to control the flow of electrons/carriers within the conducting means.

A source electrode 24 is provided by an ohmic contact at a first end of the
5 conducting means and a drain electrode 26 is provided, also by an ohmic contact, at the other end of the conducting means.

A proposed fabrication scheme will now be described in relation to Figure 4. Figure 4a shows an unprocessed substrate 28 GaAs onto which
10 there is grown an n^+ epilayer 29 approximately $5\mu\text{m}$ in depth. As shown in Figure 4b V grooves 30-38 are etched (after photo-resist and lithography) using a sulphuric / peroxide anisotropic etch. It should be noted that the method disclosed with reference to Figure 4 does not include providing the p^- region as shown in Figure 2.

15 Once the grooves 30-38 have been formed a nominally undoped layer 39 of AlGaAs, a second semiconductor, approximately $0.2\mu\text{m}$ in depth is grown on to the surface of the substrate 28 so that the grooves 30-38 are also lined (Figure 4d). The grooves 30-38 are arranged such that the
20 layer of AlGaAs substantially has (111) planes aligned with the edge walls of the grooves.

A few mono-layers of GaAs 40, a first semiconductor, are then grown onto the layer of AlGaAs 39 (Figure 4e). It is desirable that this layer
25 should be as thin as possible but practical considerations presently mean that it has a depth of between substantially 1nm and 30nm . The physics of this growth process are such that the GaAs preferentially grows on (100) planes of the AlGaAs 39 (due to diffusion of the GaAs) and has a slow growth rate on the (111) planes. Therefore, since the AlGaAs has
30 been arranged to have the (111) planes aligned with the side walls of the

grooves 30-38 the GaAs is grown substantially in only the bottom regions of the grooves 30-38 and also on the top surfaces. This structure provides the wire like conducting means.

5 The conducting means may be thought of as a quantum wire and the wire may have a length substantially in the range of $0.7\mu\text{m}$ to $2\mu\text{m}$ possibly substantially in the range $0.7\mu\text{m}$ to $15\mu\text{m}$. In order to decrease the influence of defects it is generally better to reduce the length of the wire.

10 A layer of third semiconductor 41, in this case AlGaAs is grown on top of the conducting means. Thus, the conducting means (first semiconductor) is surrounded by AlGaAs which provides hard confinement in two dimensions. This is shown in Figure 4f.

15 A thin layer of undoped GaAs 15 (an anti-oxidation layer which prevents oxidation of the AlGaAs) is grown on top of the third semiconductor 13. For clarity this layer is not shown in Figure 4 but can be seen in Figure 3.

20 It is then necessary to isolate the grooves 30-38 from one another and a series of mesa structures are used to achieve this. As will be appreciated from the cross section of Figure 2 and Figure 4h each mesa has two cross sections: a small and a large.

25 Firstly, the small diameter 42 mesa is provided (Figure 4g). The width of each of these is approximately $15\mu\text{m}$ (but may be substantially in the range $10\text{-}15\mu\text{m}$) and depth of each is down part of the way through the n^+ layer 29. Next, the large mesa 44 is formed and this has a depth so that it extends down in to the substrate 28, beyond the n^+ layer 29 (Figure 4h). The depth of the n^+ layer is not critical, but the skilled person will
30 appreciate that the greater the depth of the n^+ layer the greater the

material that must be removed to the etch the large mesa through the n^+ layer.

After the mesas 42, 44 have been provided an isolation oxide 46 is deposited over the exposed substrate and over a substantial amount of the large mesa (Figure 4i). However, gaps 48 are left in the insulating oxide over the large mesas so that contacts can be made to the n^+ area (as seen in Figure 2).

10 Finally, the necessary metallisation is provided to form the contacts.

The dimensions of the grooves 30-38 are much smaller than those of the contacts and therefore the spaces between the grooves must generally be much greater than the width of the actual grooves. This is shown in Figure 4e where it can be seen that only some of the grooves 30-38 are kept. Perhaps only as few as 1 in 10 grooves 30-38 may be kept.

The skilled person will appreciate that using with the techniques outlined above it would be possible to provide a plurality of conducting means (or quantum wires) within a single groove and such a structure can be seen schematically in Figure 5. A plurality of V grooves of AlGaAs 50 are shown with regions of GaAs 52 formed in bottom regions thereof. This may be one technique of providing a plurality of conducting means in parallel. A number of conducting means may be provided horizontally beside one another (as opposed to vertically as shown in Figure 5). Indeed, it may be possible to provide a two dimensional array of conducting means.

As shown in Figure 6 it may also be possible to provide a plurality of quantum dots along a single quantum wire (or conducting means). A

source 54 and drain electrode 56 are provided at opposite ends of a quantum wire 58. A series pairs of electrodes 60-66 are provided transverse to the wire. A quantum dot (a-d) is effectively formed between each pair of electrodes. Indeed, quantum dots may be formed between each pair of electrodes (e-g). A charge carrier may be gated through each of the dots in series. Effectively a charge carrier may be clocked through the wire 58.

It may be possible to grow quite dissimilar lattice constant semiconductor material in a groove to form a quantum wire. The wire need only be very thin, and it is possible to get thin layers of dissimilar lattice constant material to grow epitaxially. It may therefore be chosen to have the material of the wire and the material of the groove to have dissimilar band gap energy levels. For example we could adhere a difference in band gap energy levels of substantially 0.3 eV, or more, or 0.5 eV, or more, or 1.0 eV or more. In general, it is desirable to make this difference as large as possible since this increases the confinement of the electrons in the quantum wire and results in a higher operating temperature.

As the skilled person will appreciate, growing a layer of a material onto another material where there is a large lattice mismatch will generally result in a large number of defects within the grown layer. However, because the grown layers in this transistor are relatively thin it may be possible to tolerate large degrees of lattice mis-match.